Verilog Examples

Verilog examples in this section have been compiled with Icarus Verilog simulator. If you find any mistake or would like to see any more examples please let me know.

Note : Added arbiter model code. Need to add more examples in PLI section

Decoder And Encoders

Mux

Flip Flop And Latches

Counters

Memories

Parity And CRC

Modeling With Switch Primitives

Modeling With Gate Primitives

User Defined Primitives

PLI Examples

Verilog UART Model

Verilog Arbiter Model

Do you have any Comment? mail me at:deepak@asic-world.com