|
|
| |
|
|
|
|
|
| |
|
|
| |
 |
Verification Of UART
|
|
|
In this example, we verify a simple UART. |
| |
|
|
|
|
This testbench will slightly different from what we have seen till now. |
| |
|
|
|
|
 |
| |
|
|
|
|
So the verification components are split into following blocks |
| |
|
|
|
|
- TX generator
- RX generator
- TX monitor
- RX monitor
- Scoreboard
- SystemVerilog testbench top
- SystemVerilog Ports file
- HDL Testbench top
|
| |
|
|
|
|
We are going to have some more components that like reset. Logic to control when to terminate. |
| |
|
|
| |
|
|
| |
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
|
|
Copyright © 1998-2014 |
Deepak Kumar Tala - All rights reserved |
|
Do you have any Comment? mail me at:deepak@asic-world.com
|
|
