|
|
| |
|
|
|
|
|
| |
|
|
| |
 |
History
|
|
|
Vera language was orginally developed in Sun Micro Systems for internal ASIC verification projects. Later VERA language with VERA compiler was marketed by System Science. System Science later sold Vera to Synopsys. Synopsys released closed Vera language as openVera, which was later implemented in VCS as NTB. Currently OpenVera is support is support by @hdl Simulator, and VCS Compiler.
|
| |
|
|
|
|
Later Synopsys donated parts of Vera language to Verilog to give Verilog unified design and Verification feature. This new language is called SystemVerilog.
|
| |
|
|
| |
|
|
| |
|
|
| |
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
Copyright © 1998-2014 |
Deepak Kumar Tala - All rights reserved |
|
Do you have any Comment? mail me at:deepak@asic-world.com
|
|
|
