Interfacing With HDL Simulator

Verilog Simulator Interface

PLI 1.0 Interface

	Verilog DUT
	SystemC Mem Type
	SystemC Mem Type Extension
	SystemC TxGen Header File
	SystemC TxGen Body
	SystemC Exports
	SystemC Ports
	SystemC Testbench
	PLI Interface File
	Compile Commands
	Simulation Output

	Verilog DUT
	SystemC Counter Header File
	SystemC Counter Body
	SystemC Counter Exports
	SystemC Counter Ports
	SystemC Testbench Wrapper
	VPI Interface File
	VPI Compile Commands
	VPI Simulation Output

SystemVerilog DPI Interface

	DPI C wrapper
	SystemVerilog Counter
	Makefile DPI
	DPI Simulation Output

Copyright � 1998-2014

Deepak Kumar Tala - All rights reserved

Do you have any Comment? mail me at:deepak@asic-world.com