quick.gif

space2.gif

space2.gif

space2.gif

space2.gif

space2.gif

space2.gif

space2.gif

   

space.gif

   

space.gif

  ../../images/main/bullet_green_ball.gif Verification Of UART

In this example, we verify a simple UART.

   

space.gif

This testbench will slightly different from what we have seen till now.

   

space.gif

../images/specman/uart_verification.gif
   

space.gif

So the verification components are split into following blocks

   

space.gif

  • TX generator
  • RX generator
  • TX monitor
  • RX monitor
  • Scoreboard
  • Vera testbench top
  • Vera Interface file
  • Vera Ports file
  • Vera Ports Bind file
  • HDL Testbench top
   

space.gif

We are going to have some more components that like reset. Logic to control when to terminate.

   

space.gif

   

space.gif

   

space.gif

   

space.gif

space2.gif

space2.gif

space2.gif

space2.gif

space2.gif

  

Copyright © 1998-2014

Deepak Kumar Tala - All rights reserved

Do you have any Comment? mail me at:deepak@asic-world.com