|
|
| |
|
|
|
|
|
| |
|
|
| |
 |
Sub-Cycle Delays
|
|
|
Vera provides the delay() system task to block Vera while a specified amount of time elapses on the HDL side of the simulation. |
| |
|
|
|
|
Syntax |
|
|
task delay(integer time); |
| |
|
|
|
|
- time : specifies the length of the delay. It is in the same timing units being used by the HDL.
|
| |
|
|
|
|
|
| |
|
|
| |
 |
Example: Sub-Cycle Delays
|
| |
|
|
| |
|
|
| |
|
Simulation : Sub-Cycle Delays
|
| |
|
|
| |
|
|
| |
|
|
| |
|
|
|
|
|
| |
|
|
|
|
|
|
|
|
|
|
|
Copyright © 1998-2014 |
Deepak Kumar Tala - All rights reserved |
|
Do you have any Comment? mail me at:deepak@asic-world.com
|
|
